[1]
Altoveros, N.C., Garcia, J.C. and Bien, C.A.M. 2005. VHDL PLD training system for advanced logic design . Proceedings of the Samahang Pisika ng Pilipinas, 23(1), SPP-2005-2G-03. URL: https://proceedings.spp-online.org/article/view/SPP-2005-2G-03.